Non AMP

=== equivalent in vhdl

Thread starter verilog2vhdl
Start date Oct 22, 2007

Status: Not open for further replies.

Oct 22, 2007

#1

V

verilog2vhdl

Newbie level 6

verilog === equivalent in vhdl??

Oct 23, 2007

#2

S

swapnil_vlsi

Full Member level 1

Its an Equality operator..
VHDL Equality = is equivalent to Verilog case (identity) equality ===.......

Status: Not open for further replies.

Similar threads

K
Handling large vectors in VHDL?
- Started by KrishKrishnaa
- Aug 7, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
M
[SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL
- Started by metamisers
- Aug 2, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL array clearing overflow memory
- Started by KfirMaymon84
- Jun 14, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design