It depends on if rst signal is synchronized or not. At the time rst is released (DFF become not reset) you do not hope clock toggle the flip flop at that time because it may induce race. So generally you should add constraint between clock and rst. Or rst can be synchronized before sent to clock gating. rst for flip flop could still be asynchronous.