embedded dsp processor

Similar threads

• E

  DSP slices in FPGA

  • Started by engr_joni_ee
  • Apr 3, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  How to connect AXI_LITE port of QSPI_FLASH to the RISC-V processor.

  • Started by michaelScott
  • Dec 31, 2022
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• Adding example embedded designs to Vitis

  • Started by arminb73
  • Nov 10, 2021
  • Replies: 8

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] AXI burst writes - how is it done by embedded sw developers or what does it mean from the sw point of view?

  • Started by dpaul
  • Jun 1, 2022
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• What models of FPGA devices (variuos vendors) have floating-point DSP slices?

  • Started by FlyingDutch
  • Jul 9, 2021
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design