Non AMP

EFP violation in Physical Verifiaction stage

Thread starter kumaranurag21
Start date Mar 2, 2013

Status: Not open for further replies.

Mar 2, 2013

#1

K

kumaranurag21

Newbie level 5

Can anyone tell me what is EFP violations in Physical Verification stage? This violation is ainly seen in 28nm technology node

Status: Not open for further replies.

Similar threads

L
setup violation in slow corner and hold violation in fast corner in the same path
- Started by linlinlin38
- Sep 29, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] Power stripe violation near the macro boundary
- Started by Chenxin Jiang
- Apr 20, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
R
What is TCD cell in ASIC Physical Design?
- Started by Rashiba
- Oct 15, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] How to resolve Timing Violation in back annotation with post gate level simulation?
- Started by coshy
- Dec 27, 2023
- Replies: 15
ASIC Design Methodologies and Tools (Digital)
K
Register recovery/removal violation
- Started by kaz1
- Oct 4, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)