effects of voltage drop

Status
Not open for further replies.
With reduced voltage, the drivability of a CMOS reduces and so the time taken for an input to reach output will be more.
 

Hi,

The voltage drop causes variations in operating conditions of the MOSes.... Which means we get different results than calculated... It also affects the regions of Moses slightly.. if we put some moses in the edge of Active region...

Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…