Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Effect on logical effort and parasitic delay of an inverter

Status
Not open for further replies.
F

fly1

Newbie level 6
Newbie level 6
Joined
Sep 1, 2013
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
67
Why does the logic effort and parasitic delay are not changed if the sizes of PMOS and NMOS of an inverter are changed?
g=1 and p=1.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top