Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Dynamically Switched Related Clocks

C

chevuturi

Junior Member level 1
Junior Member level 1
Joined
Jan 5, 2024
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
159
What is the dynamically switched related clocks ? How Does Clock Reconvergence Pessimism Removal (CRPR) Handle Dynamically Switched Related Clocks?
 
Sort by date Sort by votes
I wonder who came up with those daffynitions.

I think it means glitch-free with the worst-case device delay skew in the transition window like switching PLL clocks in a CPU.

Pessimism means worst case. Getting rid of it means the transition window must be wider the skew of parts so there is no glitch.
 
Last edited:
Upvote 0 Downvote

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top