Dynamic Phase Shift issue for spartan-6

Status
Not open for further replies.
P

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,202
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,643
I enabled Dynamic Phase Shift Ports inside ISE clocking wizard coregen, however I have the following issues about unsupported frequencies marked as XXX in the table:

100MHz, 200MHz, 300MHz, 400MHz, 500MHz are all not supported when Dynamic Phase Shift is enabled.

Note: I am using 50MHz source clock

 

Sort by date Sort by votes
Just a matter of limited Xilinx series 6 clocking features. If you read the documentation thoroughly, you'll notice that dynamic phase shift and clock multiplication (DFS) are mutual exclusive DCM options.

 

    P

    promach

    Points: 2
    Helpful Answer Positive Rating
Upvote 0 Downvote
if you can use two DCM one for clock multiplication and other for dynamic phase shifting .... since the Dynamic phase shifting is using delay TAPS ...it's not a part of clock multiplication circuitry ....as shown above...
 

    P

    promach

    Points: 2
    Helpful Answer Positive Rating
Upvote 0 Downvote
@bansalr

DCM IP is not available to spartan-6, do you mean two PLL IP instead ?

As for "Dynamic phase shifting is using delay TAPS", do you mean I should use separate IODELAY primitive instead of PLL ?
 

Upvote 0 Downvote
yes, If you can use two PLL IP instead ... No I am explaining how dynamic phase shift works using delay inside the IP...
 

    P

    promach

    Points: 2
    Helpful Answer Positive Rating
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…