During the execution of third machine cycle of IN 80H instruction, what will be the value at lower order address bus?
A. Data insufficient
B. There will be no third machine cycle.
C. 80
D. Depends on the location where this instruction is written.
Doesn't the 8085 data sheet show details of bus cycle timing?
Being honest, I haven't checked myself but every other MCU I've used has timing diagrams for memory and IO operations, especially where shared bus use is concerned.