Non AMP

dummy in the layout of finfets

Thread starter vashistha
Start date Aug 12, 2014

Status: Not open for further replies.

Aug 12, 2014

#1

V

vashistha

Junior Member level 3

Why we use dummy gates in the layout of finfets?

Aug 12, 2014

#2

D

dick_freebird

Advanced Member level 7

Same reason as any other kind of dummies - uniformity of
lithography on the ones that count, leading to uniformity
of outcome in production.

Status: Not open for further replies.

Similar threads

M
transistor Edit Object properties are not same for schematic and layout in Virtuoso IC617 - or - How to match the "bulk" type in schematic and layout?
- Started by ma.edaboard91
- Nov 29, 2024
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
S
calibre lvs port in layout are not recognised issue
- Started by saeru cheon
- Sep 30, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
H
[SOLVED] minimum distance between 2 transistor in layout
- Started by Henry98
- Aug 2, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
R
Looking for the Art of Analog Layout by Hasting
- Started by runwaydavey
- Feb 20, 2024
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
B
[SOLVED] Current mirror common centroid transistors layout matching
- Started by ben1122
- Dec 5, 2024
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more