Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

dual Vth power estimation problem

Status
Not open for further replies.

mehran1367

Member level 3
Member level 3
Joined
May 7, 2013
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,677
hi all

i want to use dual Vth technique to decrease the static power.

i download 45nm transistor model from ptm. i using nangate 45nm sp model. i decreased th Vth0 10 percent.

should I change any thing else in transistor model file from ptm?


help,tanx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top