Dual-slope adc control logic vhdl/verilog example needed ???

Status
Not open for further replies.

wls

Member level 4
Joined
Jul 26, 2001
Messages
75
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Singapore
Activity points
856
verilog slope

Hello . Anyone have sample of state machine vhdl/verilog code example of dual-slope adc control logic ? Single-slope control logic also can do , need example ? Not very good with digital ? Regards.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…