Dual-slope adc control logic vhdl/verilog example needed ???

[wls]

verilog slope

Hello . Anyone have sample of state machine vhdl/verilog code example of dual-slope adc control logic ? Single-slope control logic also can do , need example ? Not very good with digital ? Regards.