Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DSP Core Verification

Status
Not open for further replies.

qmriso

Member level 5
Member level 5
Joined
Nov 30, 2006
Messages
80
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,879
Hi friends,

I am working on some algorithms to check assertions in a DSP core. In other words, i have developed a software which works on symbolic simulation to do formal verification of a digital design. One of my case study to ckeck is a DSP core (TMS320C6x of TI).
I am looking for some related works which have specially verified a DSP core based on formal verification, i.e. done property checking or assertion checking. Please let me know if you have read some papers or articles about it.
I have found the following paper, but it is not about formal verification or symbolic simulation and also i need to have more related works, if possible:

"DSP core verification using automatic test case generation", T. Glokler and ...
 

can you please postthis paper her?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top