Non AMP

driving clocking block signals in system verilog

Thread starter vdeepakvlsi
Start date Aug 16, 2014

Status: Not open for further replies.

Aug 16, 2014

#1

V

vdeepakvlsi

Newbie level 1

why we use non-blocking assignment in driving clocking block signals?

Aug 16, 2014

#2

S

subhalaxmi

Newbie level 2

[Moved]driving clocking block signals in System verilog

why we use non-blocking assignment for driving clocking block signals??

Last edited by a moderator: Aug 16, 2014

Aug 16, 2014

#3

D

dave_59

Advanced Member level 3

See Section 14.16.1 Drives and nonblocking assignments of the 1800-2012 LRM.

Status: Not open for further replies.

Similar threads

E
Which one should I learn today? Verilog or Systemverilog?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
T
Comparing differential signals without comparator
- Started by Tajira
- Jul 24, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
Y
interfacing between Customized AXILITE master block to DDR3 using Microblaze
- Started by yayasinjab
- Jun 20, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
I
1st order sigma delta output is wrong verilog Cadence
- Started by InvokeMeWell
- Nov 10, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design