Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC outside boardoutline in allegro

Status
Not open for further replies.

george1

Advanced Member level 4
Full Member level 1
Joined
Nov 19, 2001
Messages
105
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
India
Activity points
495
I get errors for text placed in etch layer. Is there anyway in allegro to remove drc check outside the board outline????

Thanks
George
 

hi george

if you placed Text in etch (class ETCH subclass : top) out side of board outline you will get DRC. better use package Geometry to avoid DRC
 

Those are layer names and it should be on etch layer.
 
How come u r getting that errors, I have placed text (layer name) outside the board outline, not getting anything. can you tell me wat type of error
 
Please see brd file. There are 2 errors. How to remove those errors?
 

Attachments

  • 565.brd.zip
    3.4 KB · Views: 134
hi george

please place Text layer in (Etch : top and Bottom ) inner side of the board that one you can reduce the error

and see the second attachment how to identify the layer using class (package geometry : silkscreen TOP , silkscreen bottom)

dont use the etch layer class for identify the layer
 

Attachments

  • 565.zip
    5.7 KB · Views: 133
  • 565.zip
    5.8 KB · Views: 143
Last edited:

Yes, George. You are right, drc can't be removed. I use Route Keepout instead of route-keepin for all my design. Hope, you will be knowing, anyway i attach the file for ref .
 

Attachments

  • 565_1.zip
    3.7 KB · Views: 128

Instead of adding a keepout around border, Is there any property or settings so that DRC check ignores items outside boardoutline??
 

No idea George. But, Why dont you use Waive DRC? its simple to use. It wont display any drc's physically even though it say's there are some drc's which have been waived when you generate reports... Goto Display-->Waive Drc ---> waive.. Hope you will be knowing this.
 
hi,

we can't place any copper outside of the route keepin(now u placed text in subclass etch) so that only showing errors.this is not problem u can ignore this ...otherwise place that text in other subclass like package or board geometry subclasses (or)once u completed the layout after it u will not edit any thing means delete route keepin and take gerbers.
 
Those are layer names and it should be on etch layer.

Hi george


In the allegro we can't break the default constraint.But we have additional features.
As per above discussion you need to add "silk" that means layers names in perticular layer for fab identification.

In the allego we had some class and also we can create many of sub-class.

Please try this option. Example we have drawing format class in the class you can add additional subclass TOP.INTERNAL 1,2,3...n,SILKTOP,SILKBOTTOM & BOTTOM...etc.In the sub-class we can place text( layers names any addtional info. But during .art file generation please add these additional subclass names respective layers ART file using right click add option.

Kannan.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top