DRC errors in 90nm technology layout

Status
Not open for further replies.

subhrojyotisarkar

Newbie level 4
Joined
Feb 24, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
Hi,

I am designing a circuit using UMC 90nm technology and generated the layout automatically. But I am getting certain DRC errors, some of them being:
i) metal corners should be 135 degrees
ii) vertice not on grid
Please suggest some way out of it.

Apart from this, the DRC rules file had certain problems in including other files mentioned in it, so I had to specify the full pathname of the files, to be included, in the rules file and then use this new rules file to run DRC. Same thing is happening in the case of LVS too. Can anyone suggest why?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…