Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRAM simulation in DSCH2

tr123

Newbie
Newbie level 2
Joined
Jul 17, 2024
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
Hello all,
I am trying to simulate 1-T DRAM cell in DSCH2 software. I have driven world line and bit-line to HIGH.
I have written '1' to the cell.
And remove world line and bit line after some time. The light connected to Capacitor is now glowing.
Can anyone help with this? Thank you.

First diagram: Write HIGH operation
Second diagram: To see if the capacitor store logic '1'
1721234085374.png


1721234116916.png
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top