Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clkbuffer as output rise/fall transitions matched.
in a normal buffer, normally fall transition is faster than rise transition. so if you use normal buffer on clock trees, you'll have duty cycle distortion.
since the clock buffers are optimised for the transitions their power consumption would be higher than ordinary buffers.... speed is trade offed for power consumption...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.