diaz080
Member level 4
- Joined
- Oct 3, 2012
- Messages
- 73
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 1,714
i was trying to design 3 stage(12 bit)pipeline sar adc(study purpose) in cadence .cleared single stage design.(single ended 4 bit) now i'm stuck.at the end of 4th cycle of sar logic i'm having the error voltage(DAC output) This is the residue voltage which i need to pass to the next stage right ? what are the design criteria of residue amplifier which i need to use here ?
Last edited: