doubt on hspice declaration of pwl for multiple gates at atime

Status
Not open for further replies.

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
Hi

I am implementing the circuit which my friend is working on.My doubt is in the below diagram attached,there are inputs from IN1...IN N number of inputs,how to delcare the input PWL waveform for each of them say n=64,should i declare 64 times for each of the gate or else any short cut we have ,plz help.
 

Attachments

  • 10967750_540874046055864_2083217117_n.jpg
    26.2 KB · Views: 87

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…