doubt on a delay insertion

nsreekanthbabu · May 19, 2008

hi,
i am unable to realise correct functionality diffrence in the below expressions,

#10 a <= b;

and

a <= #10 b;

i guess in both cases, b value is assigned to a after 10 time units.
please help me out.

regards,
sree

Davood Amerion · May 19, 2008

#10 a<=b
means wait for 10 unit of time (ie ns)
then get 'b' value and put it to 'a'
whereas
a <= #10 b
means get 'b' value (in zero time) and put it to 'a' after 10 unit of time

Nir Dahan · May 19, 2008

Take a look at this paper http://www.sunburst-design.com/papers/CummingsHDLCON1999_BehavioralDelays_Rev1_1.pdf

it will give you a pretty good idea on delays in verilog - it has nice diagrams too.

ND.

http://asicdigitaldesign.wordpress.com/

risccpu · May 20, 2008

The above paper is very helpful.

doubt on a delay insertion

nsreekanthbabu

Newbie level 5

Davood Amerion

Advanced Member level 2

Nir Dahan

Member level 4

nsreekanthbabu

risccpu

Junior Member level 2

Similar threads

doubt on a delay insertion

nsreekanthbabu

Newbie level 5

Davood Amerion

Advanced Member level 2

Nir Dahan

Member level 4

risccpu

Junior Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency