Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Double gate Tunnel FET

Status
Not open for further replies.
S

silpoo

Newbie level 1
Newbie level 1
Joined
Aug 17, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
Hi,
M trying to do simulation of double gate tunnel fet with channel length 50nm in silvaco atlas version 5.10.0.R. but m nt getting d required Id vs Ig graph. can any1 help me with the program????
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top