Non AMP

Doies any one have synopsys dc tutorial (not sold)

Thread starter arunjatti
Start date Aug 9, 2007

Status: Not open for further replies.

Aug 9, 2007

#1

A

arunjatti

Newbie level 6

I want synopsys dc tutorial and ASIC DESIgn M.J.SMITH can any one give me a link

Aug 12, 2007

#2

V

vlsichipdesigner

Full Member level 2

Dear Designer,

my 2 cents,

Would request you to visit this link,

Basic Synthesis flow
https://www.vlsichipdesign.com/asicsynthesisflow.html

Reference Synthesis script template, which can be customized according to your chip requirement.
https://www.vlsichipdesign.com/synopsys_constraints.html

best regards,
vlsichipdesigner
https://www.vlsichipdesign.com
[ASIC chip design School for Free access]

Aug 21, 2007

#3

A

anantha_09

Member level 4

search in forum there are many available

Aug 22, 2007

#4

avimit

Banned

A short quick tutorial can be found here:
http://www.vlsiip.com/dc_shell
Kr,
Avi
http://www.vlsiip.com

Status: Not open for further replies.

Similar threads

C
Synopsys processflow for Skywater130nm pdk
- Started by chithrar14
- Nov 29, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
Synopsys Design Compiler cell_report show hierarchy cells
- Started by Dragonsky
- Jul 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
Synopsys DC area report error: Net Interconnect area: undefined (Wire load has zero net area)
- Started by Ddddd248
- Mar 8, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
C
DC SDC: timing constraint at async spi slave
- Started by ConfusedAlways
- Oct 23, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
A
Cell mapping information not specified
- Started by Alipoursaadaty
- May 28, 2024
- Replies: 5
ASIC Design Methodologies and Tools (Digital)