Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When you connect device to the PLL output with no power divider you acctuly create a bed power divider. this mean that if the PLL is 50 ohm at the output and it will not be 50 ohm, so much of the power will return back to the PLL and the output power will be low. another effect that you will see on high frequecy is that one PLL will get higher power then the other.
this will couse the devices sometimes to work and sometimes not to work.
it's not a good idea to splite it without power divider. today there are small power dividers on chip.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.