I have a strange problem on mind....While doing logic synthesis, how does the input switching activity profile impact the output of a synthesis tool.
Put in another way, can I develop a synthesis tool that would give me the most optimized netlist for a given input pattern such that the power consumption is the best.