Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

divider by a fractional value

Status
Not open for further replies.

Charlie.za

Junior Member level 1
Junior Member level 1
Joined
Jun 16, 2004
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
153
fractional value

Hi, this is my problem (it's the continue of the topic:"frequency divider with NCO"):

I've to describe a clock frequency divider by a fractional value. All digital in VHDL (also behavioral). What can I do ?

Thanks for your advices

Charlie
 

use what is called ratio counter, its function as follows
1- decide the ratio you want to divide your clock by say it is P/N
2- use a modulo N counter that each step in increas by P (accumulation of P) and and when its value increase N divid by N and keep the remainder in the counter and continue increas by P. and so on
3- each time the value in the accumulator increase N toggel your output.
4- you will get output frequency equal F * P/N. where P/N is the required ratio.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top