sun_ray
Advanced Member level 3
- Joined
- Oct 3, 2011
- Messages
- 772
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,298
- Activity points
- 6,828
Within 20 clock cycles maximum five times we can assert high an output named Activate. Again each time the Activated is asserted high, starting from that time instant maximum five times Activate can be asserted within 20 clock cycles of assertion of activate. Same will continue each time Active is asserted. Can anyone suggest a digital logic for this?
Regards
Regards