digital design using hardware description languages

Status
Not open for further replies.
V

vaidhyanathan

Junior Member level 1
Joined
Dec 7, 2011
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,387
1.why we say an intra-statement delay is not synthesisable?
2. how an intra-statement delay is used in testing a design?

thanks in advance:-D
 

Delay values in HDLs are used for modeling hardware delay. When you write a behavioral code, delay values accounts for the gate delays. You will not find any delay construct in RTL code. It is used for simulation purpose. After synthesis you will have actual gates and their real delays.
 

I agree with yadavvlsi. The delay constructs are not synthesizable, in the sense that, those values are required only during simulation where you test your RTL and observe the delay what you gave in the waveform. But once synthesis is done, the actual delay value of the gates and routing delay is calculated and these values are used in the hardware.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…