Reply to thread

I don't think your pseudo-resistor is a culprit to be honest...

If you will follow the procedure I mentioned in my previous post, I think it would be more obvious which net is the root cause. When you will start debugging the parasitic capacitance - plate-to-plate is usually dominates down to 65nm, below 65nm it would be mostly fringe capacitance.

Hopefully, that helps.