Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reply to thread

Message

It looks like the problem is with RC then...
Could you please share zoomed-in version of your layout? It will be useful if you can do a screenshot of the used layers palette too.
[ATTACH=full]198556[/ATTACH]
Please, remove the dots while screenshotting - Press "O" and instead of "dots" select "none" in grid control.
[automerge]1743170849[/automerge]
I can also recommend checking some internal nodes of your LNA and comparing them with the original schematic behaviour, let's say VON1, VOP1 - I guess they might show you the reduced amplitude as well due to excessive loading (the current in this branch is quite low, but driving gates of CMFB and output stage). If that's true, you can extract all nets, excluding these and repeat the simulation. If the results would be better, that's the root case you are looking for.

<blockquote data-quote="sidun.av" data-source="post: 1790937" data-attributes="member: 689410">It looks like the problem is with RC then...Could you please share zoomed-in version of your layout? It will be useful if you can do a screenshot of the used layers palette too.[ATTACH=full]198556[/ATTACH]Please, remove the dots while screenshotting - Press &quot;O&quot; and instead of &quot;dots&quot; select &quot;none&quot; in grid control.[automerge]1743170849[/automerge]I can also recommend checking some internal nodes of your LNA and comparing them with the original schematic behaviour, let&#039;s say VON1, VOP1 - I guess they might show you the reduced amplitude as well due to excessive loading (the current in this branch is quite low, but driving gates of CMFB and output stage). If that&#039;s true, you can extract all nets, excluding these and repeat the simulation. If the results would be better, that&#039;s the root case you are looking for.</blockquote>

[QUOTE="sidun.av, post: 1790937, member: 689410"] It looks like the problem is with RC then... Could you please share zoomed-in version of your layout? It will be useful if you can do a screenshot of the used layers palette too. [ATTACH type="full"]198556[/ATTACH] Please, remove the dots while screenshotting - Press "O" and instead of "dots" select "none" in grid control. [automerge]1743170849[/automerge] I can also recommend checking some internal nodes of your LNA and comparing them with the original schematic behaviour, let's say VON1, VOP1 - I guess they might show you the reduced amplitude as well due to excessive loading (the current in this branch is quite low, but driving gates of CMFB and output stage). If that's true, you can extract all nets, excluding these and repeat the simulation. If the results would be better, that's the root case you are looking for. [/QUOTE]

Verification

Welcome to EDAboard.com

Reply to thread

Part and Inventory Search

Connect with us

Online statistics

Forum statistics