Difference in pre and post layout simulation

Status
Not open for further replies.
V

vashistha

Junior Member level 3
Joined
Jul 9, 2013
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,458
I am working on the layout design of reference current circuit. The simulation result from schematic are 10 uA for both nmos & pmos but when i do the post layout simulation the output is 8.78 uA for nmos & 6.96 uA for pmos. Please suggest me how to optimize my layout so that pre & post layout simulation result will match.

Thanks
 

I'm not an expert but from what I know, you'll just have to adjust it with your own hands... The post layout simulation adds all the parasitic components analyzed from your layout to the original schematic. I guess in your case, the parasitic caps or resistances have affected your outcome.

one way is to look closer to your layout and try to find some layout designs that might increase unwanted capacitances or resistances.

another would be to adjust the schematic based on your understanding of the circuit to compensate for the parasitic effects caused by the layout.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…