Difference bwteen $include and `include in system verilog files

Status
Not open for further replies.
M

mail4idle2

Full Member level 4
Joined
Oct 20, 2012
Messages
200
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,298
Visit site
Activity points
2,173
what is the Difference in usage of $include and `include in system verilog files
 

Re: Difference bwteen $include and `include in SystemVerilog files

There is no such thing as $include in SystemVerilog.

Did you mean import versus `include?

I have a blog article about that.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…