Difference between task and module in VerilogHDL

Status
Not open for further replies.
Y

ygdizzy

Newbie level 2
Joined
Nov 22, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
16
I am master student of chip engineering.
i have question about verilog rules.

i studied a guide to Verilog, but i don't know what the difference between task and module is.
Both of them do something in tool.
If task is just subprogram like function in C language, task could be replaced with module.

plz answer my question. i need high-class engineer's advice.
 

with task you can increase readability of your programs. also you can write a task and use it in different designs.
 

They are two different concepts. If you are familiar with object oriented programing, a module is like an object; it is a container for signals and the behaviors associated with those signals. A task/function is just one of the many ways of modeling the behaviors of that object, a procedural method. Other ways of representing the behavior of a module is through continuous assignments or instantiating other modules.
 

Thank you for your answer.
I received answer from my senior engineer.
He said "Task/Function will not be synthesized. Task/Function's purpose is not implementing hardware's function. As you see, task or function word can be seen only test bench code. Only module is synthesized in order to do hardware function."
Is it correct?
 

Not correct. Most synthesis tools can synthesize functions and tasks. They are in-lined i.e. the code in inside them are expanded as if they were cut and pasted into place.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…