Non AMP

Difference between process and procedure in vhdl

Thread starter bilal_oct
Start date Dec 9, 2014

Status: Not open for further replies.

Dec 9, 2014

#1

B

bilal_oct

Full Member level 1

Hi,

In VHDL difference between process and procedure in vhdl ?

Status: Not open for further replies.

Similar threads

F
data bus width difference between processor and memory
- Started by fragnen
- Oct 14, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)
K
[SOLVED] SRAM arbitration between AHB and another interface
- Started by keyboardcowboy
- Jul 23, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
What is the difference between SI in prime time and SI in HSPICE?
- Started by Collang2
- Dec 7, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
H
what is the effect of crosstalk in the common clock path on setup and hold between a REG2REG path ?
- Started by helloPDworld
- Nov 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
P
Question regarding Minimum channel between two macros in Floorplan.
- Started by porki_huccha_venkat
- Oct 16, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)