Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference between each of file formats (.v, .ddc, .ctl, ...)

Status
Not open for further replies.
S

seunghok

Guest
Newbie level 1
as a result of tool's run for any design, there are many kinds of format for RTL, Netlist or anything.
can anyone explain the difference between .v(verilog), .vi, .ddc, .scandef, .ctl, .ctlddc ??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top