diff between FIFO and RAM...

[rakesh_aadhimoolam]

what is the diffeence between FIFO and RAM....

or how do we link both of these....

 

[choonlle]

Hi,

FIFO is first in and first out.

RAM,should be used to store the data from FIFO.


Here, RAM, we have to depend on FPGA's RAM Block.


Please go through datasheet.(Xilinx)....

 

[bibo1978]

A Fifo is usual a dual-port RAM and includes two counters to point to the write and read addresses and some logic to indicate the FIFO status.
The dual port RAM in the case of synchronous FIFO and it can be quite harder in the case of async. FIFO

 

[cfriend]

There is not address line in FIFO, full and empty signal instead.

 

[bibo1978]

I was talking about the internal structure of Fifo of course everybody knows there is no address lines in FIFO, I think of it as a circled RAM with two counters

 

[go4sandesh_vsn]

hi

watever is said above is correct. I just want to add that "A FIFO doesn't provide u access to any random location i.e. its strictly on First In First Out basis, whereas a RAM has address lines so u can access any random location"

also FIFO is implemented using Dual Port Ram as said above

 

[Iouri]

Something to add:
And in terms of FPGA implimentation both of the using either LUT or dual port RAM modules