Diff b/w Monitor & Display in Verilog

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
difference between verilog $monitor and $display

Diff b/w Monitor & Display in Verilog?....
 

verilog difference between $monitor and $display

Hi,
"display" displays the result of simulation only when the display task occurs in your code whereas
"monitor" continuously MONITORS its variables, when a variable changes its value, monitor displays the results.

thanks
sawaak
 

$monitor & $display in verilog

Haiii ,

$display and $strobe display once every time they are executed, where as $monitor displays every time one of its parameters changes.

The difference between $display and $strobe is that $strobe displays the parameters at the very end of the current simulation time unit rather than exactly where it is executed.

$strobe and $monitor show the updated values of all requested variables at the end of a simulation time step, after all other assignments for that simulation time step are complete.

I think this will clear ur doubts.

take care, byeeeeeeee
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…