[DFT] Why chain test pattern is required?

Status
Not open for further replies.
M

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Visit site
Activity points
4,161
Hello All,

Can any one brief me about why we require chain test pattern during ATPG/pattern simulation?
And what will happen if we dont generate it?

Thanks & Regards,
Maulin
 

[DFT] Power reduction in chain test

Hello All,

Can any one brief me about power reduction techniques we can do for chain test pattern?
And what are the switches that takes care power reduction in cadence Encounter True time ATPG.

Thanks & Regards,
Maulin
 

chain test pattern is required to test scan chain integrity. That is to see if the scan chain is not broken ( can be due to some drc violation during insertion or there might be fault on shift path in real silicon ) and can correctly shift values. It is a test which must be done.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…