[DFT] Power reduction in chain test

Status
Not open for further replies.

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Visit site
Activity points
4,161
Hello All,

Can any one brief me about power reduction techniques we can do for chain test pattern?
And what are the switches that takes care power reduction in cadence Encounter True time ATPG.

Thanks & Regards,
Maulin
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…