Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT DRC - S19

rishabh_1999

Newbie
Newbie level 3
Joined
Jul 24, 2024
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
Hi...I got task to insert scan-chain in a design...initially I was getting D2,D8 violations...I resolved them by declaring clock which is present in design as "scan clock" and making some flops non-scanable bcoz RESET was going to their input logic via some combo logic...my senior told me that u should always make flops non-scan if reset is going that way.
Now after inserting DFT , I am getting post DRC S19...I studied it, it says "Nonscan cells must hold their state during the application of the load_unload procedure".


I dont know how to proceed now...if I again make them scanable then D8 violations will occur.
 


Write your reply...

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top