Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Develop a FSM w datapath

Status
Not open for further replies.

D-l

Newbie level 1
Newbie level 1
Joined
Dec 5, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
Design a simple datapath for this problem.

Problem:
xrL5N.png


Alright so I believe I understand the basic idea behind the problem, this is as elementary as it gets but I'd love for someone to look over.

So to start, the circuit needs a high start signal to go to the next state, which I'm assuming that's what the selectors are for.
Now the diagram says address 4-7 will be reserved for the inputs, but then what is rows 1,2,3 used for? Why is 0 stored in address 0?
So given the 2 read ports on the register file, I'm guessing that every clock cycle we'll be reading 2 inputs at a time from R_addr1 and R_addr2 , but how would that work? Would we send the two inputs to the ALU, from there send the added value to the accumulator, then read the next 2 inputs send it to the ALU, then add this value to the value already in the accumulator?

It would make more sense to read only one 8 bit input from the RF, and the value from the accumulator and send it to the ALU then store this value back into the accumulator. Repeat 4 times until all 4 inputs are added.

Once we have the 4 added values, we have to divide by 4 the find average (which would mean shifting 2 bits to the right). How would we achieve that without a shifter?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top