i want your opinion on designing an all-digital phase locked loop. is it quite easy for a final year project? or is it worth to be a final year project? my lecturer said it is easy to design such pll with fpga. and the analog one is much tougher. so should i proceed or design an analog one? please write your suggestion. tq.
Hey, can you help me with the design of a ADPLL? I do not have any special requirement, I only have to implement any kind of PLL in a FPGA board. Even if you can give VHDL/Verilog code for any PLL that I can implement in FPGA, that will do. I tried using the built in PLL, but the problem is I have to access the feedback path and I don't know if or how can I access the feedback path of the built in PLL.
Hey, can you help me with the design of a ADPLL? I do not have any special requirement, I only have to implement any kind of PLL in a FPGA board. Even if you can give VHDL/Verilog code for any PLL that I can implement in FPGA, that will do. I tried using the built in PLL, but the problem is I have to access the feedback path and I don't know if or how can I access the feedback path of the built in PLL.