TerraDeux
Newbie level 2
- Joined
- Jul 5, 2013
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 20
What are the main current constraints in designing non planar IC's using the open source EDA tools available at the moment?
Although only a few foundries are taping out any type of 3d chips; the technology has been studied and experimented with for almost a decade.
Do we have to go through Cadence or similar to get anything useful done in non planar?
Although only a few foundries are taping out any type of 3d chips; the technology has been studied and experimented with for almost a decade.
Do we have to go through Cadence or similar to get anything useful done in non planar?