Designing an inverter with a particular delay for duty-cycled clock generation

A

Arpit_Bal

Newbie
Joined
Oct 25, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Is there any method by which we can design an inverter with a particular delay (roughly in 100s of picoseconds), as I want to generate a duty-cycled clock as an incoming signal in one of my analog blocks? (P.S. I want to use the minimum number of inverters to achieve that delay.)
 

Sort by date Sort by votes
Hi,

the terminology "inverter" has several meanings.

If you talk about logic inverters = digital, then why post in th "analog circuit design" section?
Then I´m not sure if you are talking about circuit or IC design?

In either case ... isn´t technology, supply voltage, input signal specification, indeed any specification .. essential for us to know?

Klaus
 

Upvote 0 Downvote
Are you designing integrated digital logic, then we would move the question to IC design. If the question is about designing the inverter from discrete transistors or using of-the-shelf digital ICs, there's no dedicated digital circuit design section at Edaboard.

Please clarify what "design an inverter" means for you.
 

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…