designing a moore fsm for even no of zeros and odd no of ones

[sireesha92]

How to design a Moore FSM which detects even number of zeros and odd number of ones.? The output of the FSM has to be one for one clock pulse if the specified condition is met else the output has to remain zero.

 

[Shug]

You can do this with 4 states: even #0's/even #1's, even #0's/odd #1's, odd #0's/even #1's, and odd #0's/odd #1's. From there you can figure out the state transitions and outputs.

 

[sireesha92]

Thank you for the information.. Can please draw the moore state diagram for this...??

- - - Updated - - -

Is this state diagram correct..?

 

[Shug]

Yes that looks correct.

 

[vickram singh]

HI there ,can u plz provide me with a verilog code (behavioural model) for the same.