Design problem: Need to design a Low-Power Low-Noise CMOS Amplifier for Neural Record

Status
Not open for further replies.

ashyma

Newbie level 6
Joined
Feb 20, 2013
Messages
12
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,372
hello everyone=)

currently I am trying to re-simulate the results obtained in the paper: R. R. Harrison, “A low-power, low-noise CMOS amplifier for neural
recording applications,” in Proc. IEEE Int. Symp. Circuits and Systems,vol. 5, 2002, pp. 197–200. But i am having huge problems

1- I don't understand how the authors designed the OTA in figure 4. I dont understand how the aspect ratios were calculated i tried to follow the steps in the design paragraph but they are very confusing..

2- I don't understand how the aspect ratios for the MOS-Bipolar Pseudoresistor Elements in figure 1 were determined.. i mean based on what especially that there are no references in the paper on how they were determined..

Thanks a lot ...
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…