Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design of switch cap filter?

Status
Not open for further replies.

hebu

Full Member level 4
Full Member level 4
Joined
Nov 15, 2004
Messages
194
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,816
This is my first time to design sc filter, any mistake is easy to make?
and anything I should pay attenation?
 

Be more specific if you want specific help or advise.
 

OK, I would like to design a low pass filter with 1MHz sampling clock,
and second order butterworth I will try first. the 3dB bandwidth of this filter
is at 15KHz.

1)My question is if I use two first order cascaded rather than one biquad,
is this OK?
2)If I analyze the sc filter as same as active RC filter rather than in discrete
time domain? is this OK?
3)And do I need to do the internal compensation in OPamp, or just use
the cap of filter to do the compensation?
4)Which kind of CMFB, do you suggest?

Thanks,
 

For 1, I think we should also consider the power dissipation or other spec. I prefer biquad since you implemented filter in sc filter.
For 2, I think discrete time domain will give you similar result with continous time domain, and the accurate response maybe need to be verified in transient .
For 3,4 . I think it depends on ur opamp structure. If the capacitor is large enough to compensate ur op, selfcompensation is a good choice. and since u implement the opamp in sc filter, cmfb can also be the sc structure. That's my opnion

Ablue
 

Thanks,

By the way, how I check the THD with cadence because the THD will count
the harmonics caused by swithcing ckt so the total THD is bad.
Any more correct method to measure this?

Added after 1 minutes:

Thanks,

By the way, how I check the THD with cadence because the THD will count
the harmonics caused by swithcing ckt so the total THD is bad.
Any more correct method to measure this?
 

So u should chose switch size so that the distortion caused by switching ckt is lower than distortion required. The most sensitive switch is at sampling node and other switches should be placed at signal independent nodes.
 

How about the selection of OPamp, the gain and the ft?
Uasually, the current of OPamp is around? 0.35um process, 1MHz sampling
clock.

Thanks,
 

The characteristic parameters of op amp is relative to the loading and feedback factors of integrator.
In the meanwhile, the settling accuracy and noise requriement are the factor to determine the op amp.

I think the design of op is the core design for SCF.
 

Thanks for reply,
How about the Slew Rate of Opamp?

1) What kind of simulation I have to do to make sure the SR is adequate to
the SCF?

2) I am confused will the slewing condition happen? if we precede a anti-aliasing
filter. does the aa filter ease the Slewing?

Thanks,
 

how can i know that the settling accuracy is ok.
judge from transient analysis?
is there any general method?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top