Design issues in 1.5b plpelin A/D converter

• May 1, 2005

• #1

T

Tahar

Member level 3

Joined

Feb 15, 2005

Messages

58

Helped

0

Reputation

0

Reaction score

1

Trophy points

1,286

Activity points

1,832

Hi Guys,


My questions are about the design of one stage of (1.5b/stage plpeline A/D converter )

Here are the specifications:

a/ Technology 0.18 um CMOS UMC
b /Supply voltage 1.8 V
c /1.5 bit stage
d /Maximum sampling rate 20 MS/s
e /Differential Input range 1Vppd[/u]

This stage is tradionnaly implemented according to the attached picture.

You see that the main building block of this design are sub-ADC, sub-DAC,gain and sample hold circuit.


Could you suggest me some sub-ADC and sub-DAC, gain and sample hold, structure for the particular requirement of this project (b/) and (d/),

Thank u in advance,

 

• May 3, 2005

• #2

T

totoro

Member level 1

Joined

Jun 27, 2004

Messages

38

Helped

1

Reputation

2

Reaction score

0

Trophy points

1,286

Activity points

246

why not refer to some paper or thesis?
the resolution you have not mentioned is a key consideration of choosing pipelined architecture.

 

• May 3, 2005

• #3

T

Tahar

Member level 3

Joined

Feb 15, 2005

Messages

58

Helped

0

Reputation

0

Reaction score

1

Trophy points

1,286

Activity points

1,832

Well if there is a thesis or a paper for the specific specification, no pb.

Now regarding the resolution, it is expected 4 stages that should reach a 10 bit resolution.

However, if only one stage is required and we know that we need 1.5 bit/stage....what could be the matter of talking in terms of overall resolution ?


(I am a beginner in this field, dont be surprised if u see beginner mistakes)

 

• May 3, 2005

• #4

N

nxing

Advanced Member level 1

Joined

May 10, 2004

Messages

421

Helped

25

Reputation

50

Reaction score

10

Trophy points

1,298

Location

China

Activity points

2,856

check some thesises from berkeley and you will find some one quite helpful.

 

• May 8, 2005

• #5

E

ezt

Advanced Member level 4

Joined

Oct 14, 2004

Messages

104

Helped

27

Reputation

54

Reaction score

6

Trophy points

1,298

Activity points

1,436

Hi.
There are another very useful thesis beside Berkeley. find HUT (Helsinky University of Technology) website. there you can find interesting information about pipeline ADC design especially in Waltari thesis.

Regards,
EZT

 

• May 10, 2005

• #6

M

MLR67

Member level 1

Joined

Feb 13, 2005

Messages

38

Helped

1

Reputation

2

Reaction score

1

Trophy points

1,288

Activity points

388

Hi ,
EZT you are right .
You will be able to find the ADC thesis at this URL:http://lib.tkk.fi/Diss/2002/isbn9512259087/
and other ones.

 

• May 14, 2005

• #7

opamp741

Full Member level 2

Joined

Jun 17, 2004

Messages

135

Helped

21

Reputation

42

Reaction score

11

Trophy points

1,298

Location

India

Activity points

1,134

Sub ADC : 3b Flash ADC
Sub DAC + Gain : Switched Cap Amplifier + Adder + Subtartctor
Amplifer for SH + Gain : Cascode amplifier with or woithout 2nd stage (depends on ur gain req)
Comparator for flash : Preamp followed by latch

ask me if u hav any doubt..

Added after 2 minutes:

yibinhsieh said:

here is a thesis for pipieline ADC.

Hope it will help you.


Yibin.

Click to expand...

for more data on pipeline ADC go to
**broken link removed**

 

• Jun 2, 2005

• #8

T

tuza2000

Full Member level 2

Joined

Nov 12, 2004

Messages

141

Helped

6

Reputation

12

Reaction score

3

Trophy points

1,298

Activity points

1,079

why you chose 20ms/s?

 

• Aug 1, 2006

• #9

M

manissri

Full Member level 5

Joined

Apr 16, 2005

Messages

281

Helped

9

Reputation

18

Reaction score

3

Trophy points

1,298

Activity points

3,279

u can go for the umaine university and find the thesis of socklingum
umaine.edu/vlsi

 

• Aug 2, 2006

• #10

H

hubert008

Member level 1

Joined

May 24, 2006

Messages

38

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,286

Activity points

1,417

I think you should use two stage OTP.

 

• Aug 7, 2006

• #11

C

careking

Junior Member level 2

Joined

Jun 20, 2006

Messages

20

Helped

2

Reputation

4

Reaction score

1

Trophy points

1,283

Activity points

1,415

you can refer the Allen's book.

 

• Aug 18, 2006

• #12

K

kytan

Member level 1

Joined

Jul 3, 2004

Messages

33

Helped

1

Reputation

2

Reaction score

0

Trophy points

1,286

Activity points

271

There are tons of papers on these kind of designs. For starters read all the mid 1990's berkeley thesis on pipeline ADC, at Paul Gray's website. Then search for all papers on low power low voltage design.
Important to think about resolution per stage, capacitor scaling, and whether you want SHA or not for low power design before you begin low level design

 

• Aug 18, 2006

• #13

Y

yeziwong

Junior Member level 2

Joined

Apr 6, 2006

Messages

21

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,281

Activity points

1,413

i think the key point is the OPA, and you should know the spec. of it, such as DC gain, GB,etc.

 

• Nov 30, 2006

• #14

A

aminmahdi

Member level 1

Joined

Sep 11, 2006

Messages

35

Helped

1

Reputation

2

Reaction score

1

Trophy points

1,288

Activity points

1,516

hi
attachment file is "testing piplne analog to digital converter"

 

• Dec 1, 2006

• #15

yellff

Member level 3

Joined

Apr 13, 2003

Messages

57

Helped

3

Reputation

6

Reaction score

0

Trophy points

1,286

Activity points

286

how many stage are you used? and how about your signal frequency and sampling
clock rate?