Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design issue relate to breakdown voltage.

Status
Not open for further replies.

wdd

Member level 3
Member level 3
Joined
Nov 12, 2004
Messages
66
Helped
8
Reputation
16
Reaction score
1
Trophy points
1,288
Activity points
510
Now I design a circuit of mixed signal. Power supply is 9v, the analog parts use BJTs, but digital parts prefer to CMOS. Then the issue is that the MOS part is not free from supply voltage.
Can you give me some suggestions?
Thanks and Best Regards.
 

Use a down regulator to provide low DC voltage supply for CMOS part.
 

You can use multi. supply voltage, too
 

design a reference for the digital.
 

use bandgap and OP to make a regulator, then you can get a stable, low
noise voltage supply. you can get high PSSR


double voltage supply is not a good choice i think
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top